


VSSC 06 08 2017
 TRH MaxM: 320
 No. of Q 80
 Version A

ED - 2 OFC -
 ABC - 12 MC - 1
 DE - 18 RC - 5
 AC - 11 AWG - 4
 DC - 03 EMT - 2
 TH - 3 TV -
 Maths - 6 MBI

MP 8335 - 1
 MP 8086 - 6
 MC 805 -
 LIC - 4
 NIS - 2
 NIS (TS) -
 EE

18) What type of logic circuit is represented by the figure shown below?
 (A) XOR (B) XNOR (C) AND (D) NAND



Sol: $\overline{A}B + A\overline{B} = X$ (ANS)

29) To address a memory location out of N memory locations, the no. of address lines required is

- (A) $\log_2 N$ (to the base 2) (B) $\log_{10} N$ (to the base 10) (C) $\log_e N$ (to the base e)
 (D) $\log_2(2N)$ (to the base 2)

$2^{16} = 65,536 \Rightarrow 2^n = N$
 $\log_2 N = \frac{\log_{10} N}{\log_{10} 2} = \frac{\log_{10} 65,536}{\log_{10} 2} = 16$

11) The op of a logic gate is 1 when all its i/p's are logic 0. The gate is either


- (A) NAND or EX-OR gate (B) NOR or EX-NOR gate (C) OR or EX-OR gate
 (D) AND or EX-OR gate

| NOR | | | EXNOR | | |
|-----|---|---|-------|---|---|
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 |

18) In the given 4-to-1 multiplexer, if $C_1=0$ & $C_0=1$, then output is


- (A) X0 (B) X1 (C) X2 (D) X3

B



(19)

(23) What function is performed by the block labelled X in the given figure?



(24) What is the max Conversion time for an 8 bit SAC ADC with CLK freq of 20kHz?

- (a) 12.8ms (b) 6.4ms (c) 0.05ms (d) 0.4ms

For SAC ADC, processing of each bit takes one CLK cycle
 N bit SAC ADC will have a total conversion time N CLK cycles
 $t_c \text{ for SAC} = (N+1) \text{ CLK cycles.}$

$$\text{Here Conversion time} = 8 \text{ CLK period} = 8 \times \frac{1}{20\text{kHz}} = 8 \times 10^{-4} = \frac{4 \times 10^{-3}}{10} = 0.4\text{ms} \quad (\text{ANS})$$

$$1 \text{ CLK period} = \frac{1}{20\text{kHz}}$$

33 B If the range of output voltage of a 6 bit DAC is 0 to 15 volts, what is the step voltage of the o/p.
 (a) 0.117 volt/step (b) 0.234 volt/step (c) 2.13 volts/step (d) 4.26 volts/step


for N bit DAC, no. of discrete levels = 2^N
 no. of steps = $2^N - 1$
 as N inc no. of steps ↑
 step size ↓
 resolution ↓

FSO = no. of steps × step size
 Step size = $\frac{15}{63} = 0.238$ V/step

34 C Given that $16_{10} = 100_x$. Find the value of x
 (a) 2 (b) 3 (c) 4 (d) 16

$16_{10} = 100_x$
 $1 \times 10^2 + 0 \times 10^1 + 0 \times 10^0 = 1 \times x^2 + 0 \times x^1 + 0 \times x^0$
 $10 + 0 = x^2 \Rightarrow x = \pm 4$ (ANS)


44 C The group of bits 11001 is serially shifted (right-most bit first) into a 5 bit parallel o/p shift register with an initial state 01110. After 3 clock pulses, the register contains
 (a) 01110 (b) 00001 (c) 00101 (d) 00110



56 C The terminal count of a typical modulus-10 binary counter is
 (a) 0000 (b) 1010 (c) 1001 (d) 1111

terminal count is the last count in a cycle
 MOD 10 counts 0 thru 9 → 0 thru 9 - - - ∴ 1001 (ANS)

57 B What is the minimum no. of two i/p NAND gates reqd. to perform the function of two i/p OR gate?
 (a) 2 (b) 3 (c) 4 (d) 6




- 19 A) Which Stmt is true regarding Asynchronous Counters?
- (A) LF applications are limited because of internal propagation delays.
 - (B) HF applications are limited because of internal propagation delays.
 - (C) Asyn. counters don't have major drawbacks & are suitable for both high & LF counting applications.
 - (D) Asyn. counters don't have propagation delays, which limits their use in HF applications.

$T_c \rightarrow$ period of CLK pulse
 $n \rightarrow$ no. of stages
 $t_{pd} \rightarrow$ prop delay in each stage
 $f_c \rightarrow$ CLK frequency
 $\frac{1}{T_c} = f_c < \frac{1}{n t_{pd}}$ to avoid skipping of states.

if prop delay is large & CLK freq high (clk period small) then skipping may occur.

- 43 C) A single transistor can be used to build which of the following digital logic gates? (A) AND gates (B) OR gates (C) NOT gates (D) NAND gates



- 45 B) If the memory chip size is 1024 x 4 bits, how many chips are required to make 4K bytes of memory?
- (A) 4 (B) 8 (C) 16 (D) 4096

Given mem chip size 1024 x 4 bits.
 to make 4K bytes i.e. 4096 x 8 bits = 4 chips (Ans)

Since 4K bytes = 8 chips

- 48 B) No. of 3 line to 8 line decoders reqd to select 1 out of 64 i/p's is (A) 4 (B) 8 (C) 9 (D) 16